Sensor gain and offset non-uniformities associated with the IRFPA is the prime factor in limiting the performance of an infrared system to a great extent. This technique is based upon the Kalman filter in which gain and offset non-uniformities are treated as random variable and filter parameters are updated on pixel-by-pixel basis in every frame. This algorithm is tested on actual infrared data with simulated n on-uniformities as well on actual sensor data with nonuniformities. The performance of the algorithm is evaluated by evaluating the performance parameter RMSE. It is observed that after 500 frames the images are almost free from non-uniformities. This algorithm is implemented in Xilinx FPGA based embedded hardware.
INTRODUCTION
Scene based non-uniformity correction techniques are described in this paper. The technique is based upon the Kalman filter. In this approach, both gain and offset nonuniformities are treated as random variables. The frame-toframe drift in gain and offset associated with the detector pixel element is assumed to be negligible. This assumption is valid during the operation of thermal imaging system, as the drift in the values of gain and offset non-uniformities are negligible. The proposed method operates on each pixel in every frame in real time. While presenting this method, the automatic estimation of initial parameters for gain and bias non-uniformities using scene information has been discussed. Scene based techniques are tested with infrared data with simulated non-uniformities as well as with actual data. The results and performance evaluation of these methods are discussed in this paper.
EMBEDDED IMPLEMENTATION OF NON-UNIFORMITY CORRECTION USING KALMAN FILTER ALGORITHM
FPGA based hardware is designed using Xilinx XC2VP50 FPGA as the processing element in order to verify the real time functionality and performance of the proposed scene based algorithms. Infrared imaging system is designed based upon 320 x 240 elements InSb IRFPA using Xilinx XC2V2000 FPGA based video processing board (VPB). Fig. 1 illustrates the configuration for hardware implementation. The analog video signal from 1RFPA is preprocessed in the video processing board (VPB) and converted into a digital data using a 14-bit analog to digital converter (ADC). The 14 bit video data is then subjected to 2-point nonuniformity correction. Several functions such as digital scan conversion, global gain and offset, dynamic range compression, polarity control, contrast enhancement and noise removal are then implemented on the corrected data. Finally a If) bit data is generated that is given to THS8133 video digital to analog converter (DAC) where it is mixed with blanking and synchronization signals to generate a CC1R standard analog video for display. The FPGA is interfaced with four 1M x 6 static random access memories {SRAMs) and two 512K x 6 flash memories. Two flash memories are required for storing gain and offset coefficients required for 2 point FPN correction. 2 SRAMs are used in ping-pong approach for digital scan' conversion and another two SRAMs are used for image enhancement algorithm. An option is given in VPB to perform or bypass the 2-point NUC correction. This digital data with fixed pattern noise or the analog video from VPB board is interfaced to Xilinx XC2VP50 FPGA based processing hardware to implement the proposed algorithm. User can select the choice of analog/digital video.
Xilinx FPGA implementing the proposed scene based algorithms is interfaced with 8 SRAMs. The digital data is directly given as input to the processing FPGA; whereas analog video is firstly given to the on board ADC and then given to processing FPGA. FPGA is clocked at 100 MHz and all the operations are performed at 100 MHz to compute the gain and offsets coefficients in real time. The gain and the offset values thus calculated are implemented on the incoming real video data and non-uniformity correction is performed. The corrected data is given to the video encoder for display. A serial interface is provided to communicate with PC to command the various modes of operation and select different scene based algorithms.
Non uniformity Correction using Kalman Filter
The implementation of Kalman filter requires the computation of three parameters i.e. Kalman gain, covariance matrix and next state estimation for gain and offset non-uniformities. The implementation of the algorithm requires 8 SRAMs to be used in ping-pong mode. Fig. 2 illustrates the data path for the computation of Kalman gain for gain and offset non-uniformities. The constant multiplier multiples input irradiance parameter T by covariance P. A constant value of 127, which represents the mid value of the 256 gray values, is taken for 7". The covariance selection block selects whether the input covariance value to the multiplier block is the initial covariance value of the filter or the successively computed and stored value of the covariance. This selection is made by control signal P1_cnt. The output of the multiplier is than extended to 32 bits and given as dividend to the divider. Simultaneously the constant value generator generates a value corresponding to T2 i.e. 16129 and is multiplied with the covariance using the multiplier. Output of this multiplier block is given to adder, where value of input covariance P2 and read out noise is added and used as the divisor to the divider. The outputs of two divider blocks will give the Kalman gain for gain and offset respectively. Fig. 3 illustrates the data path for the computation of next state for gain and offset non-uniformities. The constant multiplier multiplies input irradiance T with the state a. T is taken to be 127. The state selection block selects whether the input state to e multiplier block is the initial state value of the filter or the successively computed and stored value of the state. The data output of the multiplier is formatted to 16 bits and added with the state b. The output of the adder block is subtracted from the raw ADC data with non-uniformities. The output is multiplied by Kalman gain K1 and K2 simultaneously. These data are converted to 16 bits and then added to the state vectors a and b to generate the next state for gain and offset respectively. This output is then multiplied with covariance P1 and P2 simultaneously. State selection block select between the initial covariance values or successively computed and store values of the error covariances. Outputs of multiplier will give the error covariances for gain and offset respectively and will be used for successive computations.
Covariance Computation

Implementation of Kalman filter
Once the Kalman gain, error covariance and next state are available the Kalman filter can be implemented recursively on every pixel. The data path showing the implementation of Kalman filter algorithm is given in Fig 5. The raw video signal from the sensor with non-uniformities is fed to state estimation block. The Kalman gain computation block accepts the initial value of the covariance and the noise variance to compute the Kalman gain. The value of noise variance is stored in the internal registers. Covariance estimation block takes the initial values of the covariance and the Kalman gain to compute the post error covariance. State estimator takes the raw video and the Kalman gain as the inputs and yields the next states as the outputs. These values are used for correcting the non-uniformities. Fig. 6 illustrates the control logic for implementing Kalman filter. 8 SRAMs are used in implementation. Address generation block takes clock signal and blanking control signals HBL and VBL as the inputs and generates the addresses for 8 SRAMs. The control signal generation block takes HBL and VBL as inputs and generates various control signals for controlling the read and write operations of memories. Enable signals are also generated by control signal generation block to control and enable various computation block. The frame control signal is used to ping-pong operation for memories. The data arbitration block controls the data flow between the computation blocks and SRAMs using frame control signals.
Control logic implementation of Kalman filter
PERFORMANCE ANALYSIS OF EMBEDDED IMPLEMENTATION
The scene-based techniques are implemented in VHDL using Xilinx ISE foundation series software version 6.3 6 and simulated with modelsim simulator. The design has been tested with Xilinx XC2VP50 device. Table 1 illustrates the comparative results of implementation. It can be seen that implementation of the Kalman filter based algorithm utilizes maximum device resources.
CONCLUSION
Sensor gain and offset non-uniformities associated with the IRFPA is the prime factor in limiting the performance of an infrared system to a great extent. This technique is based upon the Kalman filter in which gain and offset non-uniformities are treated as random variable and filter parameters are updated on pixel-by-pixel basis in every frame. This algorithm is tested on actual infrared data with simulated n on-uniformities as well on actual sensor data with nonuniformities. The performance of the algorithm is evaluated by evaluating the performance parameter RMSE. It is observed that after 500 frames the images are almost free from non-uniformities. This algorithm is implemented in Xilinx FPGA based embedded hardware.
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